Difference between revisions of "LED tiles V2"
JonRussell (talk | contribs) m |
JonRussell (talk | contribs) m |
||
| Line 8: | Line 8: | ||
Each tile is 500mm wide x 125mm high with LED pixels every 7mm pitch. | Each tile is 500mm wide x 125mm high with LED pixels every 7mm pitch. | ||
| − | [[File: | + | [[File:LED Tile Pinout.jpg|200px|Pinout]] |
| − | |||
| − | |||
There are 48 x MBI5034 LED controller chips on the PCB, which are 16 bit shift register constant current sinks. | There are 48 x MBI5034 LED controller chips on the PCB, which are 16 bit shift register constant current sinks. | ||
Revision as of 14:47, 30 March 2017
LED screen tiles donated by Tom (Mistamudd) See mailing list thread here.
Specs
The tile contains the matrix of 64 x 16 (1024) RGB LEDs and the driver ICs. Data is sent serially to the LEDs, configured in 'banks' and 'rows'.
Each tile is 500mm wide x 125mm high with LED pixels every 7mm pitch.
There are 48 x MBI5034 LED controller chips on the PCB, which are 16 bit shift register constant current sinks.
The controller chips are labelled R,G & B 1-16. So each chip does 16 LEDs of the same colour. They each have a current set resistor.
There are two address line inputs and the LED chips seem to be soldered in to banks of 4. Which makes sense.
There is an HC138 decoder on the address lines, and only the first four outputs seem to be wired. Again, matches the above.
There are also 8 dual FET chips, which seem to control the 4 banks.
The top connector is all Vcc (5v?)
The bottom is all ground
The middle connector has :
- D1 & D2
- OE (Output enable)
- LAT (Latch)
- A0 & A1
- CLK (Clock)
- NC
The serial data sent to D1 & D2 needs to be sent in 3 x 16 bit B,G,R frames, 64 times per row (i.e. one row is 384 bits) then this is latched, and then the output is enabled.
BBBBBBBB BBBBBBBB GGGGGGGG GGGGGGGG RRRRRRRR RRRRRRR | BBBBBBBB BBBBBBBB GGGGGGGG GGGGGGGG RRRRRRRR RRRRRRR | BBBBBBBB BBBBBBBB GGGGGGGG GGGGGGGG RRRRRRRR RRRRRRR ... etc .. x 384 bits
